- 一般規格
- Pin 功能定義
- 規格圖
- 最大絕對額定值
- 電氣特性
| 項目 | 規格內容 | 單位 |
|---|---|---|
| 結構 | COF + FR + PCB | |
| 對角線尺寸 | 5.5 | 吋 |
| 點陣/解析度 | 256 × 64 | dots |
| 模組尺寸 | 147.0 × 59.0 × 4.8 | mm |
| 可視區域(VA) | 137.5 × 35.59 | mm |
| 有效區域(AA) | 135.65 × 33.89 | mm |
| 點(像素)大小 | 0.50 × 0.50 | mm |
| 點(像素)間距 | 0.53 × 0.53 | mm |
| 發光色 | OLED, 白色 / 黃色 / 綠色 | |
| 支援灰階 | 有 | |
| 顯示模式 | 被動矩陣 (Passive Matrix) | |
| 灰階 | 4-bit | |
| IC | SSD1322 | |
| 介面 | 6800,8080,SPI | |
| PCAP IC | GT911 | |
| PCAP介面 | I2C | |
| 支援指數 | 1 | 指 |
| 觸控面板 | CTP 電容式觸控面板 | |
| 表面 | 亮面 | |
| 電源電壓 | 3V | |
| 驅動方式(Duty) | 1/64 Duty | |
| 工作溫度 | -20~+70 | °C |
| 儲存溫度 | -30~+80 | °C |
| 類型 | 繪圖型OLED顯示器,觸控OLED顯示器, 支援灰階OLED |
| Pin No. | 符號 | I/O | 功能說明 | ||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1 | VSS | P | Ground. | ||||||||||
| 2 | VDD | P | Power Supply for Core Logic Circuit Power supply pin for core logic operation. A capacitor is required to connect between this pin and VSS |
||||||||||
| 3 | N.C. | P | Reserved Pin The N.C. pin between function pins are reserved for compatible and flexible design. |
||||||||||
| 4 | D/C# | I | Data/Command Control This pin is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the content at D[7:0] will be interpreted as data. When the pin is pulled LOW, the content at D[7:0] will be interpreted as command. |
||||||||||
| 5 | R/W# (WR#) |
I | Read/Write Select or Write This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as Read/Write (R/W#) selection input. Pull this pin to “High” for read mode and pull it to “Low” for write mode. When 80XX interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled low and the CS# is pulled low. When serial mode is selected, this pin must be connected to VSS. |
||||||||||
| 6 | E/RD# | I | Read/Write Enable or Read This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled high and the CS# is pulled low. When connecting to an 80XX-microprocessor, this pin receives the Read (RD#) signal. Data read operation is initiated when this pin is pulled low and CS# is pulled low. When serial mode is selected, this pin must be connected to VSS. |
||||||||||
| 7~14 | DB0 | I/O | Host Data Input/Output Bus These pins are 8-bit bi-directional data bus to be connected to the microprocessor’s data bus. When serial mode is selected, D1 will be the serial data input SDIN and D0 will be the serial clock input SCLK. |
||||||||||
| DB1 | |||||||||||||
| DB2 | |||||||||||||
| DB3 | |||||||||||||
| DB4 | |||||||||||||
| DB5 | |||||||||||||
| DB6 | |||||||||||||
| DB7 | |||||||||||||
| 15 | NC | P | Reserved Pin The N.C. pin between function pins are reserved for compatible and flexible design. |
||||||||||
| 16 | RES# | I | This pin is reset signal input. When the pin is pulled LOW, initialization of the chip is executed. Keep this pin pull HIGH during normal operation. |
||||||||||
| 17 | CS# | I | Data/Command Control This pin is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled LOW. |
||||||||||
| 18 | NC | P | Reserved Pin The N.C. pin between function pins are reserved for compatible and flexible design. |
||||||||||
| 19 | BS1 | I | Communicating Protocol Select These pins are MCU interface selection input. See the following table:
(1) 0 is connected to VSS (2) 1 is connected to VDD |
||||||||||
| 20 | BS0 | ||||||||||||
| 21 | TP_SCK | I | I2C clock input | ||||||||||
| 22 | TP_SDA | I | I2C data input and output | ||||||||||
| 23 | TP_INT | I | External interrupt to the host | ||||||||||
| 24 | TP_RST | I | External Reset, Low is active |
| 參數 | 符號 | 最小值 | 最大值 | 單位 |
|---|---|---|---|---|
| 顯示電源電壓 | VDD | -0.3 | 4 | V |
| 工作溫度 | TOP | -20 | 70 | °C |
| 儲存溫度 | TSTG | -30 | 80 | °C |
DC 電氣特性
| 項目 | 符號 | 條件 | 最小值 | 典型值 | 最大值 | 單位 |
|---|---|---|---|---|---|---|
| 邏輯電源電壓 | VDD | － | 2.8 | 3.0 | 3.3 | V |
| 輸入高電壓 | VIH | － | 0.8×VDD | － | VDD | V |
| 輸入低電壓 | VIL | － | 0 | － | 0.2×VDD | V |
| 輸出高電壓 | VOH | － | 0.9×VDD | － | VDD | V |
| 輸出低電壓 | VOL | － | 0 | － | 0.1×VDD | V |
| 50%顯示畫面耗電流 | IDD | VDD =3V | － | 240 | 400 | mA |
