- 規格說明
- Pin 功能定義
- 規格圖
- 最大絕對額定值
- 電氣特性
| 項目 | 規格內容 | 單位 |
|---|---|---|
| 結構 | COG | |
| 對角線尺寸 | 3.55 | 吋 |
| 點陣/解析度 | 256 × 64 | dots |
| 模組尺寸 | 99.20 × 33.50 × 2.01 | mm |
| 可視區域(VA) | 89.52 × 23.28 | mm |
| 有效區域(AA) | 87.52 × 21.28 | mm |
| 點(像素)大小 | 0.312 × 0.303 | mm |
| 點(像素)間距 | 0.342 × 0.333 | mm |
| 發光色 | OLED,白色 | |
| 支援灰階 | 有 | |
| 顯示模式 | 被動矩陣 (Passive Matrix) | |
| 灰階 | 4-bit | |
| IC | SSD1363 | |
| 介面 | 6800,8080,4-線 SPI,I2C | |
| 觸控面板 | 無 | |
| 電源電壓 | 3V | |
| 驅動方式(Duty) | 1/64 duty | |
| 工作溫度 | -40~+80 | °C |
| 儲存溫度 | -40~+85 | °C |
| 類型 | 繪圖型OLED顯示器 |
| Pin No. | 符號 | 功能說明 | |||||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1 | ESD_GND | ESD Ground pin | |||||||||||||||
| 2 | VSS | Ground pin. It must be connected to external ground. | |||||||||||||||
| 3 | VCC | Power supply for panel driving voltage. This is also the most positive power voltage supply pin. A capacitor should be connected between this pin and VSS. |
|||||||||||||||
| 4 | VCOMH | COM signal deselected voltage level. A capacitor should be connected between this pin and VSS. |
|||||||||||||||
| 5 | VLSS | Analog system ground pin. It must be connected to external ground. | |||||||||||||||
| 6 | D7 | These pins are bi-directional data bus connecting to the MCU data bus. Unused pins are recommended to tie LOW. When serial interface mode is selected, D2, D1 should be tied together as the serial data input: SDIN, and D0 will be the serial clock input: SCLK. When I2C mode is selected, D2, D1 should be tied together and serve as SDAout, SDAin in application and D0 is the serial clock input, SCL. |
|||||||||||||||
| 7 | D6 | ||||||||||||||||
| 8 | D5 | ||||||||||||||||
| 9 | D4 | ||||||||||||||||
| 10 | D3 | ||||||||||||||||
| 11 | D2 | ||||||||||||||||
| 12 | D1 | ||||||||||||||||
| 13 | D0 | ||||||||||||||||
| 14 | E(RD#) | This pin is MCU interface input. When 6800 interface mode is selected, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled HIGH and the chip is selected. When 8080 interface mode is selected, this pin receives the Read (RD#) signal. Read operation is initiated when this pin is pulled LOW and the chip is selected. When serial or I2C interface is selected, this pin must be connected to VSS. |
|||||||||||||||
| 15 | R/W# (WR#) | This pin is read / write control input pin connecting to the MCU interface. When 6800 interface mode is selected, this pin will be used as Read/Write (R/W#) selection input. Read mode will be carried out when this pin is pulled HIGH and write mode when LOW. When 8080 interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled LOW and the chip is selected. When serial or I2C interface is selected, this pin must be connected to VSS. |
|||||||||||||||
| 16 | BS1 | MCU bus interface selection pins. Select appropriate logic setting as described in the following table. BS2 and BS1 are pin select.
(1) 0 is connected to VSS (2) 1 is connected to VDD |
|||||||||||||||
| 17 | BS2 | ||||||||||||||||
| 18 | D/C# | This pin is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data at D[7:0] will be interpreted as data. When the pin is pulled LOW, the data at D[7:0] will be transferred to a command register. In I2C mode, this pin acts as SA0 for slave address selection. |
|||||||||||||||
| 19 | CS# | This pin is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled LOW (active LOW). |
|||||||||||||||
| 20 | RES# | This pin is reset signal input. When the pin is pulled LOW, initialization of the chip is executed. Keep this pin pull HIGH during normal operation. |
|||||||||||||||
| 21 | FR | This pin outputs RAM write synchronization signal. Proper timing between MCU data writing and frame display timing can be achieved to prevent tearing effect. It should be kept NC if it is not used. |
|||||||||||||||
| 22 | IREF | This pin is the segment output current reference pin. IREF is supplied externally. A resistor should be connected between this pin and VSS to maintain the current around 10uA. It should be kept floating when internal IREF is chosen by command setting. |
|||||||||||||||
| 23~24 | NC | This is dummy pin. It should be kept NC. | |||||||||||||||
| 25 | VP | This pin is the segment pre-charge voltage reference pin. A capacitor can be connected between this pin and VSS to improve visual performance. It can also be float per application. No external power supply is allowed to connect to this pin. |
|||||||||||||||
| 26 | VDD | Power supply pin for core logic operation. A capacitor should be connected between this pin and VSS. | |||||||||||||||
| 27 | VSL | This is segment voltage (output low level) reference pin. This pin has to be connected with resistor and diode to ground (details depends on application). |
|||||||||||||||
| 28 | VLSS | Analog system ground pin. It must be connected to external ground. | |||||||||||||||
| 29 | VCC | Power supply for panel driving voltage. This is also the most positive power voltage supply pin. A capacitor should be connected between this pin and VSS. |
|||||||||||||||
| 30 | ESD_GND | ESD Ground pin |
| 參數 | 符號 | 最小值 | 最大值 | 單位 |
|---|---|---|---|---|
| 電源電壓 | VDD | -0.3 | 4.0 | V |
| 電源電壓 | VCC | -0.5 | 19.0 | V |
| 操作溫度 | TOP | -40 | +80 | °C |
| 儲存溫度 | TSTG | -40 | +85 | °C |
DC 電氣特性
| 項目 | 符號 | 條件 | 最小值 | 典型值 | 最大值 | 單位 |
|---|---|---|---|---|---|---|
| 低壓電源, 輸入/輸出針腳(Pin)供電電壓 |
VDD | － | 1.65 | 3.0 | 3.3 | V |
| 工作電壓 | VCC | － | 8.0 | 16.0 | 16.5 | V |
| 輸入高準位 | VIH | － | 0.8×VDD | － | VDD | V |
| 輸入低準位 | VIL | － | 0 | － | 0.2×VDD | V |
| 輸出高準位 | VOH | － | 0.9×VDD | － | VDD | V |
| 輸出低準位 | VOL | － | 0 | － | 0.1×VDD | V |
| 顯示 50% 像素 | ICC | VCC =16V | － | 30 | 45 | mA |
