- Especificación Generales
- Función interfaz Pin
- Dibujo de Contorno
- Valores Máximos Absolutos
- Características Eléctricas
| Elemento | Dimensión | Unidad |
|---|---|---|
| Estructura | COG + FR + PCB | |
| Tamaño (Diagonal) | 2.7 | pulgada |
| Matriz de puntos (Resolución) | 128 × 64 | dots |
| Dimensión del módulo | 82.0 × 47.5 × 7 | mm |
| Área de visión | 64.41 × 33.69 | mm |
| zona activa(AA) | 61.41 × 30.69 | mm |
| Tamaño del punto | 0.45 × 0.45 | mm |
| Distancia entre puntos | 0.48 × 0.48 | mm |
| Color de Emisión | Blanco / Amarillo | |
| Admite Escala de Grises | Yes | |
| Modo de visualización | Matriz Pasiva | |
| Escala de Grises | 4 bits | |
| IC | SSD1357 | |
| Interfaz | 8-bits 6800 and 8080 paralelo, 4-línea SPI, I2C | |
| Fuente de alimentación | 3V | |
| Deber | 1/64 ciclo de trabajo | |
| Temperatura de funcionamiento | -40~+80 | °C |
| Temperatura de almacenamiento | -40~+85 | °C |
| Tipo | Pantalla Gráfica OLED |
| No. | Símbolo | Función | |||||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1 | VSS | This is a ground pin. | |||||||||||||||
| 2 | VDD | Power supply pin for core logic operation | |||||||||||||||
| 3 | NC | Reserved Pin The N.C. pin between function pins is reserved for compatible and flexible design. |
|||||||||||||||
| 4 | D/C# | This pin is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data at D[7:0] will be interpreted as data. When the pin is pulled LOW, the data at D[7:0] will be transferred to a command register. In I2C mode, this pin acts as SA0 for slave address selection. |
|||||||||||||||
| 5 | R/W# (WR#) |
This pin is read / write control input pin connecting to the MCU interface. When 6800 interface mode is selected, this pin will be used as Read/Write (R/W#) selection input. Read mode will be carried out when this pin is pulled HIGH and write mode when LOW. When 8080 interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled LOW and the chip is selected. When serial or I2C interface is selected, this pin must be connected to VSS. |
|||||||||||||||
| 6 | E/RD# | This pin is MCU interface input. When 6800 interface mode is selected, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled HIGH and the chip is selected. When 8080 interface mode is selected, this pin receives the Read (RD#) signal. Read operation is initiated when this pin is pulled LOW and the chip is selected. When serial or I2C interface is selected, this pin must be connected to VSS. |
|||||||||||||||
| 7 | DB0 | These pins are bi-directional data bus connecting to the MCU data bus. Unused pins are recommended to tie LOW. When serial interface mode is selected, D0 will be the serial clock input: SCLK; D1 will be the serial data input: SDIN. When I2C mode is selected, D2, D1 should be tied together and serve as SDAout, SDAin in application and D0 is the serial clock input, SCL. |
|||||||||||||||
| 8 | DB1 | ||||||||||||||||
| 9 | DB2 | ||||||||||||||||
| 10 | DB3 | ||||||||||||||||
| 11 | DB4 | ||||||||||||||||
| 12 | DB5 | ||||||||||||||||
| 13 | DB6 | ||||||||||||||||
| 14 | DB7 | ||||||||||||||||
| 15 | NC | No connection | |||||||||||||||
| 16 | RES# | This pin is reset signal input. When the pin is pulled LOW, initialization of the chip is executed. Keep this pin pull HIGH during normal operation. |
|||||||||||||||
| 17 | CS# | Chip Select This pin is the chip select input. The chip is enabled for MCU communication only when CS# is pulled low. |
|||||||||||||||
| 18 | NC | No connection | |||||||||||||||
| 19 | BS2 | Communicating Protocol Select. These pins are MCU interface selection input. See the following table:
|
|||||||||||||||
| 20 | BS1 | ||||||||||||||||
| 21 | NC | No connection | |||||||||||||||
| 22 | NC | No connection | |||||||||||||||
| 23 | NC | No connection | |||||||||||||||
| 24 | NC | No connection |
| Parámetro | Símbolo | Mínimo | Máximo | Unidad |
|---|---|---|---|---|
| Tensión de Alimentación para lógica | VDD | -0.3 | 4.0 | V |
| Temperatura de funcionamiento | TOP | -40 | +80 | °C |
| Temperatura de almacenamiento | TSTG | -40 | +85 | °C |
Características Eléctricas DC
| Elemento | Símbolo | Condición | Mínimo | Típico | Máximo | Unidad |
|---|---|---|---|---|---|---|
| Tensión de Alimentación para lógica | VDD | － | 2.8 | 3.0 | 3.3 | V |
| Entrada de alto nivel | VIH | － | 0.8×VDD | － | － | V |
| Entrada de bajo nivel | VIL | － | － | － | 0.2×VDD | V |
| Salida de alto nivel | VOH | － | 0.9×VDD | － | － | V |
| Salida de bajo nivel | VOL | － | － | － | 0.1×VDD | V |
| 50% Check Board operating Current | IDD | VDD =3V | － | 120 | 180 | mA |
