- Spécification
- Fonction des broches d’interface
- Dessin de contour
- Valeurs absolues maximales
- Paramètres électriques
| Article | Dimensions | Unité |
|---|---|---|
| Structure | COG | |
| Taille (diagonale) | 0.66 | pouces |
| Résolution matricielle | 64 × 48 | points |
| Dimensions du module | 18.46 × 18.10 × 1.26 | mm |
| Surface de visée (VA) | 15.42 × 12.06 | mm |
| Aire active (AA) | 13.42 × 10.06 | mm |
| Taille de point et de pixel | 0.185 × 0.185 | mm |
| Espacement de point et de pixel | 0.210 × 0.210 | mm |
| Couleur émise | OLED, Blanc / Jaune | |
| Prise en charge de la gamme de gris | No | |
| IC | SSD1315 | |
| Interface | 6800 / 8080 / 4-wire SPI / I2C | |
| Tension d’alimentation | 3V | |
| Duty | 1/48 Duty | |
| Température de fonctionnement | -30~+70 | °C |
| Température de rangement | -30~+70 | °C |
| Type | Affichage OLED graphiques |
| Pin No. | Symbol | Fonction | |||||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1 | ESD_GND | It should be connected to ground. | |||||||||||||||
| 2 | C2N | C1P/C1N – Pin for charge pump capacitor; Connect to each other with a capacitor. C2P/C2N – Pin for charge pump capacitor; Connect to each other with a capacitor. |
|||||||||||||||
| 3 | C2P | ||||||||||||||||
| 4 | C1P | ||||||||||||||||
| 5 | C1N | ||||||||||||||||
| 6 | VBAT |
Power supply for charge pump regulator circuit.
|
|||||||||||||||
| 7 | VSS | This is a ground pin. | |||||||||||||||
| 8 | VDD | Power supply pin for core logic operation | |||||||||||||||
| 9 | BS1 |
These pins are MCU interface selection input.
|
|||||||||||||||
| 10 | BS2 | ||||||||||||||||
| 11 | CS# | The chip is enabled for MCU communication only when CS# is pulled LOW (active LOW). | |||||||||||||||
| 12 | RES# | This pin is reset signal input. When the pin is low, initialization of the chip is executed. Keep this pin HIGH (i.e. connect to VDD) during normal operation. | |||||||||||||||
| 13 | D/C# | This pin is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data at D[7:0] will be interpreted as data. When the pin is pulled LOW, the data at D[7:0] will be transferred | |||||||||||||||
| 14 | R/W# | This is read / write control input pin connecting to the MCU interface. When interfacing to a 6800-series microprocessor, this pin will be used as Read/Write (R/W#) selection input. Read mode will be carried out when this pin is pulled HIGH (i.e. connect to VDD) and write mode when LOW. When 8080 interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled LOW and the chip is selected. When serial or I2C interface is selected, this pin must be connected to VSS. | |||||||||||||||
| 15 | E/RD# | This pin is MCU interface input. When 6800 interface mode is selected, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled HIGH and the chip is selected. When 8080 interface mode is selected, this pin receives the Read (RD#) signal. Read operation is initiated when this pin is pulled LOW and the chip is selected. When serial or I2C interface is selected, this pin must be connected to VSS. | |||||||||||||||
| 16~23 | D0~D7 | These are 8-bit bi-directional data bus to be connected to the microprocessor’s data bus.When serial interface mode is selected, D0 will be the serial clock input: SCLK; D1 will be the serial data input: SDIN. When I2C mode is selected, D2, D1 should be tied together and serve as SDAout, SDAin in application and D0 is the serial clock input, SCL. |
|||||||||||||||
| 24 | IREF | This is segment output current reference pin. When external IREF is used, a resistor should be connected between this pin and VSS to maintain the IREF current at 30uA. When internal IREF is used, this pin should be kept NC. |
|||||||||||||||
| 25 | VCOMH | COM signal deselected voltage level. A capacitor should be connected between this pin and VSS. | |||||||||||||||
| 26 | VCC | Power supply for panel driving voltage. This is also the most positive power voltage supply pin. When charge pump is enabled, a capacitor should be connected between this pin and VSS |
|||||||||||||||
| 27 | VLSS | This is an analog ground pin. It should be connected to VSS externally. | |||||||||||||||
| 28 | ESD GND | It should be connected to ground. |
| Paramètre | Symbol | Min | Max | Unité |
|---|---|---|---|---|
| Tension d'alimentation | VDD | 0 | 4.0 | V |
| Charge Pump Regulator Supply Voltage | VBAT | 0 | 6.0 | V |
| Tension d'alimentation pour l'affichage | VCC | 0 | 18.0 | V |
| Température de fonctionnement | TOP | -30 | +70 | °C |
| Température de stockage | TSTG | -30 | +70 | °C |
| Article | Symbol | Condition | Min | Typ | Max | Unité |
|---|---|---|---|---|---|---|
| Tension d'alimentation pour Logique | VDD | － | 1.65 | 3.0 | 3.3 | V |
| Tension d'alimentation pour l'affichage (Supplied Externally) |
VCC | － | 6.0 | 7.5 | 8.0 | V |
| Charge Pump Regulator Supply Voltage | VBAT | － | 3.0 | 3.3 | 4.5 | V |
| Charge Pump Output Voltage for Display (Generated by Internal DC/DC) |
Charge Pump VCC | － | 7.0 | 7.5 | － | V |
| Entrée Haute Tension | VIH | － | 0.8×VDD | － | VDD | V |
| Entrée Basse Tension | VIL | － | 0 | － | 0.2×VDD | V |
| Sortie Haute Tension | VOH | － | 0.9×VDD | － | VDD | V |
| Sortie Basse Tension | VOL | － | 0 | － | 0.1×VDD | V |
| Display 50% Pixel on (VCC Supplied Externally) |
ICC | VPP=7.5V | － | 3 | 6 | mA |
| Display 50% Pixel on (VCC Generated by Internal DC/DC) |
IBAT | － | － | 15 | 30 | mA |
